Appl. No. 09/322,708 Amdt. dated 02/18/2005

Reply to Office Action of 11/19/2004

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1.-9. (Cancelled):

10. (Previously presented):

A transmission system comprising:

a framer block operable to generate a time division multiplexed (TDM) stream having a

plurality of data fields and a plurality of unused fields;

a logic circuit coupled to the framer block, wherein the logic circuit is operable to insert

test data in one or more of the plurality of unused fields and to compare received data to

the test data; and

a controller coupled to the framer block, the logic circuit, and a plurality of components

of the transmission system, wherein the controller is operable to set up a connection path

from the logic circuit, along the plurality of components of the transmission system, and

back to the logic circuit.

11. (Original);

The transmission system of claim 10, wherein the time slot interchangers are further operable to transfer the test data along components of the transmission system using one or more of the plurality of unused fields.

Appl. No. 09/322,708 Amdt. dated 02/18/2005

Reply to Office Action of 11/19/2004

12. (Original):

The transmission system of claim 11, wherein the logic circuit comprises a receiver, the receiver operable to store the transferred test data.

13. (Original):

The transmission system of claim 12, wherein the logic circuit further comprises a comparator, the comparator configured to compare the inserted test data and the transferred test data.

14. (Original):

The transmission system of claim 13, wherein the logic circuit is further operable to generate an error flag if the inserted test data is different from the transferred test data.

15. (Original):

The transmission system of claim 14, wherein the logic circuit comprises a field programmable gate array.

16. (Previously presented):

A transmission system comprising:

receiver means for receiving a time division multiplexed (TDM) stream on an input of the transmission system, wherein the TDM stream comprises a plurality of data fields and a plurality of unused fields;

Appl. No. 09/322,708 Amdt. dated 02/18/2005

Reply to Office Action of 11/19/2004

logic means coupled to the receiver means, the logic means for inserting test data in one or more of the plurality unused fields of the TDM stream and for comparing received data to the test data;

controller means coupled to the receiver means, the logic means, and a plurality of components of the transmission system, the controller means for setting up a connection path from the logic means, along the plurality of components of the transmission system, and back to the logic circuit.

17. (Previously presented):

The transmission system of claim 16, wherein the TSI means is further for generating a connection path between the plurality of components of the transmission system.

18. (Previously presented):

The transmission system of claim 17, wherein the connection path is configured to transfer the test data between the plurality of components of the transmission system using one or more of the plurality unused fields of the TDM stream.

19. (Previously presented):

The transmission system of claim 18, wherein the receiver means is further for storing the transferred test data prior to comparing the test data against the transferred test data.

20. (Previously presented):

The transmission system of claim 18, further comprising error generator means coupled to the receiver means and the logic means, the error generator means for generating an error flag if the test data is different from the transferred test data.

21. (Previously presented):

A transmission system comprising:

receiver means for receiving a time division multiplexed (TDM) stream on an input of the transmission system, wherein the TDM stream comprises a plurality of data fields and a plurality of unused fields;

digital signal processor (DSP) means for generating a test signal;

logic means coupled to the receiver means and the DSP means, the logic means for inserting the test signal in one or more of the plurality unused fields of the TDM stream; time slot interchanger (TSI) means coupled to the logic means, the TSI means for transferring the TDM stream along a plurality of components of the transmission system; and

comparator means coupled to the receiver means, the comparator means for comparing the test signal against the transferred test signal.

22. (Previously presented):

The transmission system of claim 21, wherein the TSI means is further for generating a connection path between the plurality of components of the transmission system.

TO: USPTO

Appl. No. 09/322,708 Amdt. dated 02/18/2005 Reply to Office Action of 11/19/2004

23. (Previously presented):

The transmission system of claim 22, wherein the connection path is configured to transfer the test data between the plurality of components of the transmission system using one or more of the plurality unused fields of the TDM stream.

24. (Previously presented):

The transmission system of claim 22, further comprising error generator means coupled to the receiver means and the logic means, the error generator means for generating an error flag if the test signal is different from the transferred test signal.

25. (Previously presented):

A program, embodied in data signals on a computer readable medium, for testing a transmission system, said program comprising:

a receiver segment for receiving a time division multiplexed (TDM) stream on an input of the transmission system, wherein the TDM stream comprises a plurality of data fields and a plurality of unused fields;

a logic segment coupled to the receiver segment, the logic segment for inserting test data in one or more of the plurality unused fields of the TDM stream and for comparing received data to the test data;

a controller segment coupled to the receiver segment and the logic segment, the controller segment for transferring the TDM stream from the logic segment, along a plurality of components of the transmission system, and back to the logic segment.

26. (Previously presented):

The transmission system of claim 25, wherein the TSI means is further to generate a connection path between the plurality of components of the transmission system.

27. (Previously presented):

The transmission system of claim 26, wherein the connection path is configured to transfer the test data between the plurality of components of the transmission system using one or more of the plurality unused fields of the TDM stream.

28. (Previously presented):

The transmission system of claim 27, wherein the receiver segment is further for storing the transferred test data prior to comparing the test data against the transferred test data.

29. (Previously presented):

The transmission system of claim 27, further comprising an error generator segment coupled to the receiver segment and the logic segment, the error generator segment for generating an error flag if the test data is different from the transferred test data.

30. (Previously presented):

A program, embodied in data signals on a computer readable medium, for testing a digital signal processor (DSP) of a transmission system, said program comprising:

a receiver segment for receiving a time division multiplexed (TDM) stream on an input of the transmission system, wherein the TDM stream comprises a plurality of data fields and a plurality of unused fields;

digital signal processor (DSP) means for generating a test signal;

a logic segment coupled to the receiver segment and the DSP means, the logic segment for inscrting the test signal in one or more of the plurality unused fields of the TDM stream;

a time slot interchanger (TSI) segment coupled to the logic segment, the TSI segment for transferring the TDM stream along a plurality of components of the transmission system; and

a comparator segment coupled to the receiver segment, the comparator segment for comparing the test signal against the transferred test signal.

31. (Previously presented):

The transmission system of claim 30, wherein the TSI segment is further for generating a connection path between the plurality of components of the transmission system.

32. (Previously presented):

The transmission system of claim 31, wherein the connection path is configured to transfer the test data between the plurality of components of the transmission system using one or more of the plurality unused fields of the TDM stream.

33. (Previously presented):

The transmission system of claim 31, further comprising an error generator segment coupled to the receiver segment and the logic segment, the error generator segment for generating an error flag if the test signal is different from the transferred test signal.

34. (Previously presented):

A transmission system comprising:

a receiver, wherein the receiver is operable to receive a time division multiplexed (TDM) stream on an input of the transmission system, wherein the TDM stream comprises a plurality of data fields and a plurality of unused fields;

a digital signal processor (DSP) operable to generate a test signal;

to insert the test signal in one or more of the plurality unused fields of the TDM stream; a plurality of time slot interchangers (TSIs) coupled to the controller and the logic circuit, wherein the TSIs are operable to transfer the TDM stream along a plurality of components of the transmission system; and

a logic circuit coupled to the receiver and the DSP, wherein the logic circuit is operable

a comparator coupled to the receiver and the logic circuit, the comparator operable to compare the test signal against the transferred test signal.

35. (Previously presented):

The transmission system of claim 34, wherein the TSIs are further operable to transfer the test signal along components of the transmission system using one or more of the plurality of unused fields.

36. (Previously presented):

The transmission system of claim 35, wherein the receiver is further operable to store the test signal.

37. (Previously presented):

The transmission system of claim 36, further comprising a comparator coupled to the receiver and the logic circuit, the comparator operable to compare the test signal against the transferred test signal.